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Summary The analysis of the multiresonant ZVS DC/DC bridge converter is presented. The control system of the converter is based 
on the method of frequency control at the constant time of transistor turn-off with a phase shift. The operation of the circuit is given 
and the operating range of the converter is defined where ZVS switching operation is assured. Control characteristics are given and 
the converter’s efficiency is defined. The circuit’s operation is analysed on the basis of results of the converter simulation tests using 
Simplorer programme. 
 
 
1. INTRODUCTION 
The interest in multiresonant power converters 
DC/DC (MRCs), switched at high operating frequency 
is prompted by attempts to obtain great efficiency, 
minimize dimensions, and in effect to reduce cost of 
such circuits. Topologies of MRCs remain a widely 
studied issue, as demonstrated by numerous, though not 
exhaustive papers, published in periodicals and 
conference materials [2,4,5,6]. 
The reference [1] presents analytical study of an 
indirect DC/DC converter using a bridge series resonant 
inverter operating above the resonant frequency. ZVS 
mode is obtained in the inverter, when a phase shift is 
introduced between the controls of the two legs. For 
purposes of the analysis, ideal (i.e. without power losses 
and time delays) semiconductor elements were 
assumed. 
This article discusses a multiresonant ZVS bridge 
converter (ZVS bridge MRC) comprising real 
semiconductor elements. The article presents an 
analysis of the circuit’s operation on the basis of results 
of the converter simulation tests using Simplorer 
programme.  
2. TOPOLOGY OF MULTIRESONANT ZVS 
BRIDGE CONVERTER 
The structure of ZVS bridge MRC is shown in 
Figure 1 [3]. The circuit is supplied with DC voltage E. 
MOSFETs T1÷T4, at conductance resistances 
RT1÷RT4=RT and output capacitances COS1÷COS4=COS, 
are switched at frequency f. Diodes DS1÷DS4 are integral 
parts of the transistors and enable bi-directional 
conductance of currents iS1÷iS4. Snubber capacitors at 
CS1÷CS4=CS, in parallel with transistor output 
capacitances, assist switching processes in the resonant 
circuit. 
 
 
 
Fig.1. ZVS bridge MRC 
Capacitor at CD, reactor at inductance L, and 
transformer TFR are elements of the series resonant 
circuit. The reactor’s L quality factor is assumed to be 
very high, therefore, the impact of its resistance is 
negligible. TFR separates the load resistance R from the 
resonant circuit. The transformer’s leakage and main 
inductances are parts of the resonant inductance. The 
output circuit, consisting of TFR, rectifier and capacitor 
at CF, is in series with the capacitor CD. The rectifier 
contains fast recovery diodes D1÷D4 of junction 
capacitances COD1÷COD4=COD. Capacitor at CF is a low-
pass filter limiting ripples of the converter’s output 
voltage. 
3. CONTROL ALGORITHM OF THE 
MULTIRESONANT ZVS BRIDGE 
CONVERTER  
 The converter in Figure 1 is controlled using the 
control system based on the method of frequency 
control at the constant time of transistor turn-off toff with 
a phase shift. Within the full range of pulse width 
variation, the area of ZVS mode in the converter is 
limited. In this area, transistors begin to conduct when 
diodes, as integral parts of transistors, stop conducting. 
Transistors are turned off at approximately zero value of 
drain-source transistor voltage. 
 
 
 
Fig.2. Control signals algorithm of the ZVS bridge MRC 
 shown in Figure 1 
 
Figure 2 shows control signals uGS1÷uGS4, supplied to 
T1÷T4 of the converter (Fig. 1). The control signals are 
divided in two groups: 
• the first group, including uGS1, uGS3, controls the 
upper bridge transistors: T1, T3, 
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• the second group, including uGS2, uGS4, controls the 
lower bridge transistors: T2, T4. 
uGS1, uGS3 are distributed centrally in the middle of 
the converter’s operation period t=T/2. T3 is turned on 
with a delay time tS in relation to the initial moment 
t=t0 of T. T3 is turned off tS prior to t=T/2. Turn-on and 
turn-off of T1 are in the analogous manner in the second 
half of the converter’s operation period. The delay time 
tS is expressed: 
 
2
T
tS
⋅
=∆ β  for ( )5,00 ÷∈β   (1) 
 
where: T − period of the converter’s operation; T=1/f, 
tS − delay time of the one group of transistors, 
 − modulation factor of delay time tS. 
 
The control signals uGS2 and uGS4 are turned on at the 
same instants as the corresponding uGS3 and uGS1 of the 
first group, with a time delay tS. T2, T4 are turned off 
with a delay t1 in relation to the time of turn off of T3, 
T1. The delay t1 is expressed: 
 
( ) Stt ∆⋅−=∆ γ11  for 1;0∈γ   (2) 
 
where: t1 − delay of second group transistor turn-off in 
relation to the time of first group transistor turn-off, γ − 
delay factor of control signals of second group 
transistors. 
 
At γ=1, transistors in the same leg (e.g.: T1, T4) are 
turned off at the same moment. At γ=0, transistors T2, T4 
are turned off at: t=T/2 and t=T, respectively. 
Transistors are characterised by delay times of: turn-
off toff and turn-on ton, where toff > ton. To avoid short-
circuits in bridge legs (T1,T2), (T3,T4) the criterion of 
minimum delay of control signals must be fulfilled, as 
expressed in: 
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4. OPERATION OF THE CIRCUIT 
In respect of topology and control algorithm, a 
bridge converter is divided in two symmetrical circuits 
including the transistors T1, T4 and T3, T2. Due to the 
symmetry, operation of only one leg will be discussed, 
containing T3, T2, for which the control signals are 
shown in Fig. 2, at γ=0.5. Values of  and γ are 
assumed, for which the ZVS criterion is met. Converter 
current and voltage waveforms, obtained in simulation 
testing, are presented in Figure 3. The resonant circuits 
for individual time intervals are shown in Figure 4. 
Resonant circuit consists of CD, L and TFR. 
Application of a transformer in series with a resonant 
circuit, causes junction capacitances of diodes D1÷D4, 
inductances of the secondary circuit and load resistance 
R to become elements of the resonant circuit as well. 
The complex configuration of the connections among 
these elements poses significant difficulty for theoretical 
calculation of the resonant circuit frequency. The 
notation for the resonant frequencies during a full cycle 
of the converter operation are following: 
 
• f01 − resonant frequency of the circuit whose 
topology is shown in Fig. 4a, 
• f02 − resonant frequency of the circuit whose 
topology is shown in Fig. 4c, 
• f03 − resonant frequency of the circuit whose 
topology is shown in Fig. 4d. 
 
Resonant frequency f0 of the circuit including L, CD 
is expressed: 
 
DCL
f
⋅⋅
=
pi2
1
0  (4) 
 
At the instant t=t1 (Fig. 3a), the control signals uGS3, 
uGS2 are fed with a delay time tS with respect to t=t0 of 
the cycle origin. In the time interval (t1  t  t2), 
however, T3, T2 do not begin to conduct since the 
direction of the resonant current iL enforces current 
conductance by DS3, DS2. In the time interval (t0  t  
t2), iL of the frequency f01 occurs in the circuit: L, CD, 
TFR, DS3, E, DS2 (Fig. 4a). At the instant t=t2, the value 
of iL is zero, changing the direction of conductance. 
In the time interval (t2  t  t4) (Fig. 3a,b), T3, T2 
conduct iL of f01 in the circuit: RT2, L, CD, TFR, RT3, E 
(Fig. 4b). At the instant t=t3, uGS3 of T3 is turned off. 
Due to the delay in turn-off of T3, related to toff, the 
process of commutation of iS3 with the currents: iCS3, 
iCS4 begins at the moment t=t4 (Fig. 3b). 
In the time interval (t4  t  t6) (Fig. 3b), CS3 
overloads in the circuit: CS3, E, RT2, L, CD, TFR (Fig. 
4c) The current of CS3 commutes with iS3 of T3, at the 
growing RT3. At the same time, the energy stored in L 
causes CS4 to discharge in the circuit: L, CD, TFR, CS4, 
RT2. The output capacitance COS4, in parallel with CS4, 
also discharges, as proven by the negative value of iS4 in 
the time interval (t4  t  t6). The resonant frequency f02 
of CS3, CS4 discharge is greater than f0 due to the series 
connection of CS3, CS4 with CD. At the instant t=t5, the 
control signal uGS2 is turned off. Owing to the delay of 
toff, the transistor T2 conducts current until t=t6. At the 
instant t=t6, iS2 of T2 begins to commute with iCS2 and 
iCS1. At the same time, the process of discharging CS1 
and CS2 begins. 
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a)  
 
b)  
 
Fig.3. Current and voltage waveforms in the ZVS bridge MRC 
shown in Fig. 1, a) during a half of the operation cycle 
t=T/2 b) at switching between legs of T3, T2 and T4, 
T1 
In the time interval (t6  t  t7) (Fig. 3b), the energy 
stored in L enables discharge of all capacitors in parallel 
with transistors at f03 (Fig.4d). CS2 discharges in the 
circuits: L, CD, TFR, CS4||COS4, CS2, and L, CD, TFR, 
CS3||COS3, E, CS2. In the course of this discharge, iCS2 
commutes with iS2 of T2, at the growing RT2. In this time 
interval, loading of CS3 with iCS3, and of the output 
capacitance COS3 with iS3, come to the end. CS1 
discharges in the circuits: L, CD, TFR, CS3||COS3, 
CS1||COS1, and L, CD, TFR, CS4||COS4, E, CS1||COS1. The 
output capacitance COS1, which also discharges with iS1, 
is in parallel with CS1. At the instant t=t7, voltages: 
uCS4=-uDS and uCS3=E+uDS. The process of commutation 
of iCS4, iS4, iCS3 by DS4 begins, and charging of: 
CS4||COS4, CS3||COS3 ends. 
In the time interval (t7  t  t9) (Fig. 3b), CS2||COS2, 
CS1||COS1 continue to discharge at the frequency f02 
owing to the energy stored in L in the circuits: L, 
CS2||COS2, DS4, TFR, CD, and L, CS1||COS1, E, DS4, TFR, 
CD (Fig. 4e). At the instant t=t9, voltages: uCS1=-uDS and 
uCS2=E+uDS, and values of iCS2 and iS2 are zero. At the 
instant t=t9, commutation of iCS1, iCS2, iS2, by iS1 of DS1 
begins. 
a)  
 
b)  
c)  
d)  
 
e)  
f)   
Fig.4. Resonant circuits of the ZVS bridge MRC a) for (t1  t  
t2), b) for (t2  t  t4), c) for (t4  t  t6), d) for (t6  t  
t7), e) for (t7  t  t9), f) (t9  t  t10) 
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In the time interval (t9  t  t10), the energy stored in 
L maintains conductance of the resonant current iL at f01 
in the circuit: L, CD, TFR, DS4, E, DS1. At the instant 
t=t10, the control signals uGS1, uGS4 initiate the second 
half of the converter’s operation. Electromagnetic 
phenomena in this second half are analogous with those 
in the first half of the operation. 
The analysis for 0<γ<1 indicates, that three values of 
resonant frequency: f01, f02, f03 can occur as 
configuration of the resonant circuit changes. At γ=1, 
transistors of the same leg, e.g. T2, T3, turn off at the 
same moment. The resonant circuit operates at only two 
frequencies: f01 and f03, then. If values of γ are small (at 
γ≅0), the current of CS2 may reach zero before CS3 starts 
conducting. In the event, the resonant circuit operates at 
two frequencies: f01 and f02. 
ZVS MRC is characterized by conversion ratio M 
(output voltage in relative units), which is expressed: 
 
E
UM O=    (5) 
5. RESULTS OF SIMULATION TESTING OF 
THE ZVS BRIDGE MRC 
Multiresonant ZVS bridge was subject to simulation 
testing with Simplorer programme. The model of 
simulation circuit shown in Figure 5 consists of 
MOSFET IRFP460 transistor (output capacitance 
COS=870pF), HFA25TB60 fast recovery diode (junction 
capacitance COD=100pF) made by International 
Rectifier, and SPIRO TFR1P2W2 transformer (leakage 
inductance LS=0,58µH,  main inductance LM=3,34µH). 
Beside the transformer, the resonant circuit comprises: 
L=3H, CS1=CS2=CS3=CS4=7nF, CD=23nF, CF=1µF, 
R=30 or 60.  Resonant frequency f0=400kHz. Supply 
voltage E=20V DC. 
 
Fig.5. Simulation model of ZVS bridge MRC 
 
On the basis of simulation testing, it was concluded 
that at f lower than the resonant frequency f0, ZVS 
operation does not occur. In the vicinity of f= f0, the 
system’s operation meets ZVS criteria at high transistor 
currents of around 25A. Due to the range of output 
power regulation, simulation testing was performed at f 
 440kHz. 
Based on results of simulation testing, the area of 
converter’s operation were defined as =f(f), where 
R=30, γ=1, γ=0.5, γ=0 (Fig.6a) and R=60, γ=1, γ=0.5 
γ=0 (Fig.6b). The area determines the ranges of: f and  
for which ZVS criteria are obtained at γ=const.  
reaches its minimum min and maximum max at constant 
f. At R=const, γ=const, f=const, in the range min    
max selected values of: conversion ratio M, maximum 
voltage in semiconductor elements USCmax,, UDmax, and 
maximum transistor currents ISmax vary only slightly. 
The efficiency  reduces by 1÷3% as  climbs, at 
f=const. For γ=var, the frequency ranges of ZVS 
operation, fmin  f  fmax, are variable. The boundary 
frequency fmax tends to decrease as γ reduces. 
 
 
 
 
 
 
 
 
 
 
 
 
Fig.6. ZVS operation area of the bridge converter for  
a) R=30, b) R=60 
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Fig.7. Current and voltage waveforms in ZVS bridge MRC, 
R=60, f=500kHz, =0.18, γ=0.5 
 
Figure 7 illustrates selected current and voltage 
waveforms in the state of operation at f=500kHz, 
=0.18, and γ=0.5. Transistors are turned on when 
diodes DS are conducting, at uCS=uDS. At turn-on and 
turn-off of the transistors, slight oscillations of transistor 
currents iS occur, due to capacitances COS. 
Figure 8 presents selected control characteristics 
obtained in simulation testing: M=f1(f), ISmax=f2(f), 
UCSmax/E=f3(f), UCDmax/E=f4(f) for the f and factors , γ, 
at which ZVS operation of the converter is obtained. 
Growth of γ increases the frequency f range of the 
circuit’s operation at R=const, =const. Increase of R 
and γ causes growth of M, UDmax, ISmax. Maximum 
voltage across the transistors UCSmax is constant, 
UCSmax=E+uDS, which is an advantage of the converter 
under analysis. 
 
a)  
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b)  
 
c)  
 
d)  
 
Fig.8. Control characteristics of the ZVS bridge MRC, at 
R=30, R=60, γ=1, γ=0,5, γ=0 a) conversion ratio 
M, b) maximum transistor current  ISmax , c) maximum 
diode voltage UDmax/E, d) maximum 
transistor voltage UCSmax/E 
 
a)  
 
b)  
 
c)  
 
d)  
 
Fig.9. Current and voltage waveforms during transistor 
switching, at; γ=0.5, =0.18, f=500kHz, R=60  
a) control signals, b) transistor voltages, c) 
transistor currents, d) snubber capacitors currents 
 
Figure 9 shows current and voltage waveforms in the 
converter at γ=0.5 when T3, T2 are turned off and T1, T4 
are turned on. In the case under discussion, three 
resonant frequencies: f01, f02, f03 occur in the converter. 
 
a)  
 
b)  
 
c)  
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d)  
 
Fig.10. Current and voltage waveforms during transistor 
switching; γ=1, =0.18, f=500kHz, R=60  
a) control signals, b) transistor voltages, c) 
transistor currents, d) snubber capacitors 
currents 
 
Figure 10 shows current and voltage waveforms in the 
converter at γ=1 when T3, T2 are turned off and T1, T4 
are turned on. In transition processes, two resonant 
frequencies: f01, f02, occur in the converter. 
 
a)  
 
b)  
 
c)  
 
d)  
 
Fig.11. Current and voltage waveforms during transistor 
switching; γ=0, =0.18, f=475kHz, R=60 a) 
control signals, b) transistor voltages, c) transistor 
currents, d) snubber capacitors currents 
 
Figure 11 shows current and voltage waveforms in 
the converter at γ=0 when T3, T2 are turned off and 
T1, T4 are turned on. In transition processes, two 
resonant frequencies: f01, f02, occur in the converter. 
Figure 12 illustrates total power losses PT+PD in 
semiconductor elements of the converter. Simulation 
testing results indicate that PT+PD equal conduction 
losses in semiconductor components. Switching losses 
in the transistors and the diodes are negligible. As f 
grows, transistors and diodes conduction losses reduce 
owing to lower current values in the circuit. 
 
 
 
Fig.12. Total power losses in semiconductor elements of the 
ZVS bridge MRC 
 
The converter’s efficiency  is about 80% and slightly 
increases as γ and f climb. Growth of R causes  to 
decline (Fig.13). 
 
 
 
Fig.13. Efficiency  of the ZVS bridge MRC 
Figure 14 presents the converter’s output power Pout as a 
function of frequency f. Growth of: f and R, and 
reduction of γ cause a decrease in Pout. 
 
 
 
Fig.14. Output power Pout of the ZVS bridge MRC 
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6. CONCLUSION 
The simulation testing of the bridge converter leads 
to the conclusions: 
1. The ZVS operation of the converter is realized in the 
control area defined by:  (modulation factor of 
delay time tS), tS (delay time), γ (delay factor of 
control signals), and operating frequency f. At γ=1, 
the control of f is the most extensive. Decrease of γ 
restricts the range of f control. 
2. Presence of the separation transformer in the 
converter’s topology poses great difficulty for 
calculation of mathematical dependences 
determining elements of the resonant circuit, which 
also includes charge elements of the transformer. 
The author proposes a method of selecting elements 
on the basis of simulation using computer software, 
e.g. Simplorer, through the following stages: 
• Determination of elements of the resonant circuit 
L, CD, 
• Determination of transformer leakage and main 
inductances, 
• Choice of R of the transformer’s load without a 
bridge rectifier in order to obtain the desired 
output power, 
• Choice of the output filter CF, 
• The element values should be verified with 
simulation waveforms to confirm ZVS operation 
of the converter. 
3. The control algorithm should ensure: 
• Safe operation of the converter where control 
signals are separated from one another (including 
ton, toff) so that transistors do not short-circuit, 
• ZVS converter’s operation, 
• Obtaining of maximum converter efficiencies. 
4. The output power of the system is defined by mean 
current of the transistor. Transistor voltage, 
approximately equal to the supply voltage, is not a 
criterion of its selection. Thus, the output power is 
enlarged as the value of supply voltage increases. 
5. Maximum converter efficiencies obtained on the 
basis of simulation are about 80%. Compared to 
converters including only one transistor, efficiency 
of the circuit under analysis is lower by about 10%, 
which constitutes its disadvantage. The greater 
losses across the converter result from presence of 
greater numbers of semiconductor elements. The 
results provide evidence against using bridge 
converters in low-power applications. 
6. A serious drawback of the converter including 
galvanic separation is involvement of elements on 
the transformer’s secondary side in the series 
resonant circuit. This causes: 
• Variation of resonant frequency at different 
values of these elements, 
• Reduced quality factor of the resonant circuit. 
In consequence, there is a reduction of the output 
power and ZVS operation area of the circuit. 
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